You can use this file to adjust factors that can affect the signal integrity of the address/command interface, including the following: This block models the fly-by topology of the address/command bus for a multi-component memory interface. The structure of the address/command simulation deck is illustrated below. The remaining pins are driven with the same aggressor PRBS-15 data pattern.For QDR4, pin 8 is designated as the victim pin.For DDR4, pin 5 is designated as the victim pin.One pin is designated as a victim pin, driven with a PRBS-10 pattern (repeated three times).For QDR4, the address/command channel is double-data-rate.For DDR4, the address/command channel is single-data-rate.The symbol rate of the address/command pins matches the characteristics of the memory technology.

For QDR4, CK0/CK0_N map to pins 4/5 within the lane.

For DDR4, CK0/CK0_N map to pins 8/9 within the lane.These pins are driven with a repeating clock pattern, phase-adjusted such that the rising/falling edge of CK0/CK0_N are centered within the valid data window. Two pins within the 12-pin lane are driven with a differential clock pattern to map to the CK0 and CK0_N clock pairs.The configuration has the following characteristics: StyleCircleArrowBarWavePower GroundSignal GroundEarthįind Similar Objects PCBFind Similar ObjectsShift + FObjectFind Similar ObjectsĤ.7K10K Shift + F4.7KFind Similar ObjectsĤ.7KPart CommentSamePart Comment4.7KSelect MatchingOK4.Note: All pin indices are 0-based throughout this section.

Altium designerAltiumPCBFPGAFPGA2005ProtelPCADTASKKINGAltium designer 2009Altium Designer Winter 09Altium Designer Summer 09(build 9.9)Altium Designer Summer 09(build 9.2)AD9ĩ9 SEGlobalAD9Find Similar ObjectsInspector

Altium designer viewer 9.3 download